A re-examination of the influenie of drain impurity profile and junction depth on submicron MOSFETs has been made from the viewpoint of short-channel effects, transconductance degradation, and hot-carrier-related device degradation using 2-D simulation (SUPREM and CADDET) and experiments. It is shown that little scaLing or even up-scaling of junction depth, rather than the simple down-scaling proposed by Dennard, i.mproves both short-channel effects and hot-carrier effects in the submicron regions. Also, using the gaussian juncti-on as the drain impurity profile is important. Thus, from this finding, significant guiding principles for device scaling in the realization of sophisticated submicron MOSFETs are proposed.
$f. Introduction
Short-channel effects and hot-camier effects are obviously the most pressing problerns in realization of sophisticated submicron l{OS VLSfs. They also seem to have a design trade-off relationship.. However, 1t is necessary to alleviate both effects at the sani€ time. Recently, such.device 1) structures as double-diffused drain(Onl)t/ and rightly doped drain(LDD)?) both of which make use of drain-shape modulation techniques, the so-called rrDrain Engineeringtt, have been proposed to improve device reliability. ft has been found, however, that these structures cause reduced drive capability or degraded V-, lor.":-ng?-4) th In this paper, a re-examination of the influence of drain impurity profile and junction depth on MOS devi-ces with subniicron dimensions is made from such an overall viewpoint .= Vth lowering, transconductance degradation, and hot-carrier induced device performance degradation, using both 2-D simulation(supnnus)and CADDnr6) ) and experiments.
Although it has been commonly accepted in '7\ scaling theory" that junction deptn, *j, should be scaled with the same scaling factor as other device dimensions, it is shown here that little scaling or even up-scaling of xr, rather than simple down-scaling, is important in reduction of both short-channel and hot-camier effects in submicron regi-ons. It is also necessary to use the gaussian junction as the drain impurity profile.
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This gaissian profile has the useful role of moving the peak position of the electric field near the drain into the'Si-substrate, both vertically and horizontally, as well as reduci.ng the electric field strength. $2. Experimental In parallel wi-th 2-D simulation, experiments were carried out to the simulated results. The MOS devices used consist of an As drain for the nearly abrupt junction and As-P double drain8) as the nearly gaussian junction. Effective channel length, Leff , was vari.ed from 0.5 to 5 pr. Gate Figure 1 shows a comparison of Van lowering characteristics between abrupt and gaussian junctions for IIIOS devices with To* = 20 nm, with x-as a parameter. This figure shows that Vrn lowering becomes more remarkable with increased x. in the J case of the abrupt junction, whi.le, for the gaussian junction, Van lowering frardly degrades at all, and, to the contrary, for *j = 0.6 p* with L"r,. = -0.5 pm, it is rather improved. Theie simulation results are more explicitly demonstrated in Fig. 2 , which shows V*-lowering ratio to effective channel remarkable in submicron regionsThese interesting results can be explained in terms of surface potential in the channel, as shown in Fig. 3 . It should be pointed out that, in the case of the gaussian junction, the maximum potential position move horizontally further into the drain junction as x. increases, whi1e, for the abrupt J junction, it is fixed at the edge of the drain junction, a4d the minimum surface potential position in the center of the channel increases, which leads to degraded Van lowering. Therefore, the gaussian junction is found to substantially increase the effective channel length and improt" Vth lowering characteristics .
These simulation results are also proven by experiments using phosphor(P), which provides a nearly gaussian profile' as a drain diffusant. Figure 4 shows the experimental results of Vtf, lowering for MOS devices with an As-P double drain. Arsenic(As) was used to reduce resistivity in the diffusion layer. It is found that, as predicted by simulation, As-P drain MOS devices show llttle dependence of Van Figure 5 shows the x.-dependence of transconductance, with L ^^ as a J-eff parameter. It should be noted that, although the transconductance gradually decreases with increased *j, in the gaussian junction, it decreases, at most, 8 -9 % in a lrlOS device with Leff = O.5 prn-and x. = 0.3 pm. This is because the gate electrode covers the drain diffusion layer, which leads to lessening of the increase in its diffusion resistance. In the LDD rt"rct,r"ef) however, the lightly doped offset diffusion layer, on the other hand, acts as a resistance. The G,n -x. relationship thus obtained is useful when optimizing x. in submicron regions.
C. Hot-Carrier Effects
The influence of drain impurity profile is also remarkable in terms of hot-carrier effects. Figure 6 shows the position of the maximum electric field within a device and the electric field along the Si surface for both abrupt and gaussian junctions. While the maxirnum electric fields and their positions. have little dependence on x. and are fixed at the drain edge in the case of the abrupt junction, for the gaussian junction the maximum electric field position moves further into the Sisubstrate from the Si-surface, and the electric field also decreases with increased x-. In particular, the fact that the maximum electric field position, where most of the hot-carri.ers are generated and injected into the gate-oxide, nove into the Si-substrate is veny significant for reducing hot-carrier effects. This can be by considering that hot-camier injection rati.o, considerable. Figure 7 shows a stress-tine variation in G, degradation under the condition of sustrate cument, foo = 1-.6 x to-4 e (constant), for both As drain Etr and As-P drain MOS devices with Leff = 0.8 pm and X. = O.3 pm. It was found that an As-P nearly J' gaussian junction provides stronger resistance to hot-carcier-rel-ated device degradation' compared with that for an As nearly abrupt junction. It is significant that the stress condition(VD = 7.5 V) for the As-P drain is more severe than that(VD = 6.6 V) for the As drain. Figure 8 compares lifetime' V , to hotcamier effects for both As drains and As-P drains as a function of substrate current. The lifetime was defined as the time it takes for Van The above guidelines are due to both a) the substantial increase j-n L.ra and b) the vertical off-set of the electri-c field from the use of the gaussian junction and deeper junction depth, as well as reduction of the electric field. These drain engineering technologies should be increasingly important for realization of more reliable submicron MOS devices, regardless of power supply voltage reduction, in the near future. 
